## Sequential Logic Implementation

- Models for representing sequential circuits

I Abstraction of sequential elements
I Finite state machines and their state diagrams
I Inputs/outputs
I Mealy, Moore, and synchronous Mealy machines

- Finite state machine design procedure

I Verilog specification
I Deriving state diagram
I Deriving state transition table
I Determining next state and output functions
I Implementing combinational logic

## Mealy vs. Moore Machines

- Moore: outputs depend on current state only
- Mealy: outputs depend on current state and inputs
- Ant brain is a Moore Machine

I Output does not react immediately to input change

- We could have specified a Mealy FSM

I Outputs have immediate reaction to inputs
I As inputs change, so does next state, doesn't commit until clocking event


## Specifying Outputs for a Moore Machine

- Output is only function of state

I Specify in state bubble in state diagram
I Example: sequence detector for 01 or 10


| reset | input | state | state | output |
| :--- | :--- | :--- | :--- | :--- |
| 1 | - | - | A |  |
| 0 | 0 | A | B | 0 |
| 0 | 1 | A | C | 0 |
| 0 | 0 | B | B | 0 |
| 0 | 1 | B | D | 0 |
| 0 | 0 | C | E | 0 |
| 0 | 1 | C | C | 0 |
| 0 | 0 | D | E | 1 |
| 0 | 1 | D | C | 1 |
| 0 | 0 | E | B | 1 |
| 0 | 1 | E | D | 1 |

## Specifying Outputs for a Mealy <br> Machine

- Output is function of state and inputs

I Specify output on transition arc between states
I Example: sequence detector for 01 or 10


|  |  | current | next |  |
| :--- | :--- | :--- | :--- | :--- |
| reset | input | state <br> state | output |  |
| 1 | - | - | A | 0 |
| 0 | 0 | A | B | 0 |
| 0 | 1 | A | C | 0 |
| 0 | 0 | B | B | 0 |
| 0 | 1 | B | C | 1 |
| 0 | 0 | C | B | 1 |
| 0 | 1 | C | C | 0 |

## Comparison of Mealy and Moore Machines

- Mealy Machines tend to have less states

I Different outputs on arcs ( $n^{\wedge} 2$ ) rather than states ( $n$ )

- Moore Machines are safer to use

I Outputs change at clock edge (always one cycle later)
I In Mealy machines, input change can cause output change as soon as logic is done - a big problem when two machines are interconnected asynchronous feedback

- Mealy Machines react faster to inputs

I React in same cycle - don't need to wait for clock
I In Moore machines, more logic may be necessary to decode state into outputs - more gate delays after
inputs

state feedback

state feedback

## Mealy and Moore Examples

- Recognize $A, B=0,1$

I Mealy or Moore?


## Mealy and Moore Examples (cont'd)

- Recognize $A, B=1,0$ then 0,1

I Mealy or Moore?


## Registered Mealy Machine (Really Moore)

- Synchronous (or registered) Mealy Machine

I Registered state AND outputs
I Avoids 'glitchy' outputs
I Easy to implement in programmable logic

- Moore Machine with no output decoding

I Outputs computed on transition to next state rather than after entering
I View outputs as expanded state vector


Current State
CS 150 - Fall 2005 - Lec \#7: Sequential Implementation - 8

## Verilog FSM - Reduce 1s Example

- Change the first 1 to 0 in each string of 1 's

I Example Moore machine implementation

```
// State assignment
parameter zero = 0, one1 = 1, twols = 2;
module reduce (out, clk, reset, in);
    output out;
    input clk, reset, in
    reg out;
    reg [1:0] state; // state register
    reg [1:0] next_state;
```



## Moore Verilog FSM (cont'd)

```
always @(in or state)
    case (state)
        zero: begin // last input was a zero
            out = 0;
            if (in) next state = one1;
            else next_state = zero;
        end
        one1: begin // we've seen one 1
            out = 0;
            if (in) next state = two1s;
            else next_state = zero;
        end
        twols: begin // we've seen at least 2 ones
            out = 1
            if (in) next_state = twols;
            else next state = zero;
        end
                                    include all signals
                                    that are input to state
                                    and output equations
            default: begin // in case we reach a bad state
            out = 0;
            next_state = zero;
    endcase
```


## Moore Verilog FSM (cont'd)

// Implement the state register
always @(posedge clk)
if (reset) state <= zero;
else state <= next_state;
endmodule


## Mealy Verilog FSM for Reduce-1s Example

```
module reduce (clk, reset, in, out);
    input clk, reset, in; output out;
    reg out; reg state; // state register
    reg next state;
    parameter zero = 0, one = 1
    always @(in or state)
        case (state)
            zero: begin // last input was a zero
                if (in) next state = one;
                else next_state = zero;
                    out = 0
            end
                    // we've seen one 1
                    if (in) begin
                    next_state = one;
                    out = 1;
                    end
                    else begin
                            next state = zero;
                        out - = % = %;
        endcase
    always @(posedge clk)
        if (reset) state <= zero;
        else state <= next_state;
    endmodule CS 150-Fall 2005-Lec #7: Sequential Implementation - 12
```


## Synchronous Mealy Verilog FSM for Reduce-1s Example

```
module reduce (clk, reset, in, out);
```

    input clk, reset, in; output out;
    reg out; reg state; // state register
    reg next_state; reg next_out;
    paramete \(\bar{r}\) zero \(=0\), one \(\equiv 1\);
    always @(in or state)
        case (state)
            zero: begin // last input was a zero
                if (in) next_state = one;
                else next state \(=\) zero
                next_out = 0;
                    end
                    if (in) begin
                    // we've seen one 1
                    in
    
next_state $=$ one;
end
else begin
next_state $=$ zero;
next_out $=0 ;$
endcase
always @(posedge clk)
if (reset) begin
state $<=$ zero; out $<=0$;
end
else begin
state <= next_state; out <= next_out;
end
endmodule

CS 150 - Fall 2005 - Lec \#7: Sequential Implementation - 13

## Announcements

I Review Session, Today, 5-6 PM, 125 Cory Hall
I Examination, Wednesday, 1-2:30 PM, 125 Cory Hall
I Five Quiz-like Questions -- Please Read Them Carefully! They are not intended to be tricky; they should contain all the information you need to answer the question correctly
I No calculators or other gadgets are necessary! Don't bring them! No blue books! All work on the sheets handed out!
I Do bring pencil and eraser please! If you like to unstaple the exam pages, then bring a stapler with you! Write your name and student ID on EVERY page in case they get separated -it has happened!
I Don't forget your two-sided 8.5" $\times 11^{\prime \prime}$ crib sheet!

## Announcements

- Examination, Wednesday, 1-2:30 PM, 125 Cory Hall

I Topics covered through last Wednesday
I Combinational logic: design and optimization (K-maps up to and including 6 variables)
I Implementation: Simple gates (minimum wires and gates), PLA structures (minimum unique terms), Muxes, Decoders, ROMs, (Simplified) Xilinx CLB
I Sequential logic: R-S latches, flip-flops, transparent vs. edge-triggered behavior, master/slave concept
I Basic Finite State Machines: Representations (state diagrams, transition tables), Moore vs. Mealy Machines, Shifters, Registers, Counters
I Structural and Behavioral Verilog for combinational and sequential logic
| Labs 1, 2, 3
I K\&B: Chapters 1, 2 (2.1-2.5), 3 (3.1, 3.6), 4 (4.1, 4.2, 4.3), 6 (6.1, 6.2.1, 6.3), 7 (7.1, 7.2, 7.3)

## Example: Vending Machine

- Release item after 15 cents are deposited
- Single coin slot for dimes, nickels
- No change



## Example: Vending Machine (cont'd)

- Suitable Abstract Representation

I Tabulate typical input sequences:
। 3 nickels
। nickel, dime
I dime, nickel
I two dimes
I Draw state diagram:
I Inputs: N, D, reset
I Output: open chute
I Assumptions:
I Assume $N$ and D asserted for one cycle
। Each state has a self loop for $N=D=0$ (no coin)


## Example: Vending Machine (cont'd)

- Minimize number of states - reuse states whenever possible


| present state | inputs |  | next <br> state | output open |
| :---: | :---: | :---: | :---: | :---: |
|  | D | N |  |  |
| 0\$ | 0 | 0 | 0¢ | 0 |
|  | 0 | 1 | $5 ¢$ | 0 |
|  | 1 | 0 | 10\$ | 0 |
|  | 1 | 1 |  | - |
| 5¢ | 0 | 0 | $5 ¢$ | 0 |
|  | 0 | 1 | 10¢ | 0 |
|  | 1 | 0 | 15\$ | 0 |
|  | 1 | 1 | - | - |
| 10\$ | 0 | 0 | 10¢ | 0 |
|  | 0 | 1 | 15¢ | 0 |
|  | 1 | 0 | 15¢ | 0 |
|  | 1 | 1 | , | - |
| 15\$ | - | - | 15\$ | 1 |
|  |  | , | table |  |

## Example: Vending Machine (cont'd)

- Uniquely Encode States

| $\begin{gathered} \text { present state } \\ \text { Q1 Q0 } \\ \hline \end{gathered}$ | inputs | next state D1 D0 | output open |
| :---: | :---: | :---: | :---: |
|  | D N |  |  |
| 0 | 00 | 0 0 | 0 |
|  | 01 | 01 | 0 |
|  | 10 | 10 | 0 |
|  | 11 | - | - |
| 01 | 00 | 01 | 0 |
|  | 01 | 10 | 0 |
|  | 10 | 11 | 0 |
|  | $1 \quad 1$ | - | - |
| 10 | 0 0 | 10 | 0 |
|  | 01 | 11 | 0 |
|  | 10 | 11 | 0 |
|  | 11 | - - | - |
| 11 | - - | 11 | 1 |

## Example: Vending Machine (cont'd)

- Mapping to Logic

$\mathrm{D} 1=\mathrm{Q} 1+\mathrm{D}+\mathrm{Q} 0 \mathrm{~N}$
$\mathrm{D} 0=\mathrm{Q} 0^{\prime} \mathrm{N}+\mathrm{Q} 0 \mathrm{~N}^{\prime}+\mathrm{Q} 1 \mathrm{~N}+\mathrm{Q} 1 \mathrm{D}$
OPEN = Q1 Q0


## Example: Vending Machine (cont'd)

## - One-hot Encoding


$\mathrm{DO}=\mathrm{Q} 0 \mathrm{D}^{\prime} \mathrm{N}^{\prime}$
$\mathrm{D} 1=\mathrm{Q} 0 \mathrm{~N}+\mathrm{Q} 1 \mathrm{D}^{\prime} \mathrm{N}^{\prime}$
$\mathrm{D} 2=\mathrm{Q} 0 \mathrm{D}+\mathrm{Q} 1 \mathrm{~N}+\mathrm{Q} 2 \mathrm{D}^{\prime} \mathrm{N}^{\prime}$
$\mathrm{D} 3=\mathrm{Q} 1 \mathrm{D}+\mathrm{Q} 2 \mathrm{D}+\mathrm{Q} 2 \mathrm{~N}+\mathrm{Q} 3$
OPEN = Q3

## Equivalent Mealy and Moore State Diagrams

- Moore machine

I outputs associated with state


Mealy machine
outputs associated with transitions


## Moore Verilog FSM for Vending Machine

```
module vending (open, Clk, Reset, N, D);
```

    input Clk, Reset, N, D; output open;
    reg open; reg state; // state register
    reg next state;
    paramete \(\bar{r}\) zero \(=0\), five \(=1\), ten \(=2\), fifteen \(=3\);
    always @(N or D or state)
        case (state)
            zero: begin
                    if (D) next state = five;
                    else if (N) next_state = ten;
                    else next_state = zero;
                    open \(=0\);
                end
        fifteen: begin
                        if (!Reset) next_state = fifteen;
                        else next state \(=\) zero;
                        open = 1;
                end
    endcase
always @(posedge clk)
if (Reset || (!N \&\& !D)) state <= zero;
else state <= next_state;
endmodule

## Mealy Verilog FSM for Vending Machine

```
module vending (open, Clk, Reset, N, D);
```

    input Clk, Reset, N, D; output open;
    reg open; reg state; // state register
    reg next_state; reg next_open;
    parameter zero \(=0\), five \(=1\), ten \(=2\), fifteen \(=3\);
    always @(N or D or state)
        case (state)
        zero: begin
                            if (D) begin
                    next_state \(=\) ten; next_open \(=0\);
                    end
                    else if (N) begin
                    next_state = five; next_open = 0;
                    end
                        else begin
                    next_state \(=\) zero; next_open \(=0\);
                    end
                end
        endcase
    
always @(posedge clk)
if (Reset || (!N \&\& !D)) begin state <= zero; open $<=0$; end
else begin state <= next_state; open <= next_open; end
endmodule

## Example: Traffic Light Controller

- A busy highway is intersected by a little used farmroad
- Detectors $C$ sense the presence of cars waiting on the farmroad

I with no car on farmroad, light remain green in highway direction
I if vehicle on farmroad, highway lights go from Green to Yellow to Red, allowing the farmroad lights to become green
I these stay green only as long as a farmroad car is detected but never longer than a set interval
I when these are met, farm lights transition from Green to Yellow to Red, allowing highway to return to green
I even if farmroad vehicles are waiting, highway gets at least a set interval as green

- Assume you have an interval timer that generates:

I a short time pulse (TS) and
I a long time pulse (TL),
I in response to a set (ST) signal.
I TS is to be used for timing yellow lights and TL for green lights

## Example: Traffic Light Controller (cont'd)

## - Highway/farm road intersection

farm road


## Example: Traffic Light Controller (cont'd)

## - Tabulation of Inputs and Outputs

| inputs |  |
| :--- | :--- |
| reset | description |
| place FSM in initial state | $\frac{\text { outputs }}{\text { HG, HY, HR }}$ assert green/yellow/red highway lights |
| C | detect vehicle on the farm road |
| FG, FY, FR assert green/yellow/red highway lights |  |
| TS short time interval expired | ST |
| TL long time interval expired |  |

- Tabulation of unique states - some light configurations imply others

```
state description
```

SO highway green (farm road red)
S1 highway yellow (farm road red)
S2 farm road green (highway red)
s3 farm road yellow (highway red)

## Example: Traffic Light Controller (cont'd)

- State Diagram

S0: HG
S1: HY
S2: FG
S3: FY


## Example: Traffic Light Controller (cont'd)

## - Generate state table with symbolic states

- Consider state assignments $\quad$| output encoding - similar problem |
| :--- |
| to state assignment |
| (Green $=00$, Yellow $=01$, Red $=10)$ |

| Inputs |  |  | Present State | Next State | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C | TL | TS |  |  | ST | H | F |
| 0 | - | - | HG | HG | 0 | Green | Red |
| - | 0 | - | HG | HG | 0 | Green | Red |
| 1 | 1 | - | HG | HY | 1 | Green | Red |
| - | - | 0 | HY | HY | 0 | Yellow | Red |
| - | - | 1 | HY | FG | 1 | Yellow | Red |
| 1 | 0 | - | FG | FG | 0 | Red | Green |
| 0 | - | - | FG | FY | 1 | Red | Green |
| - | 1 | - | FG | FY | 1 | Red | Green |
| - | - | 0 | FY | FY | 0 | Red | Yellow |
| - | - | 1 | FY | HG | 1 | Red | Yellow |


| SA1: | $\mathrm{HG}=00$ | HY $=01$ | FG $=11$ | FY $=10$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| SA2: | $\mathrm{HG}=00$ | $\mathrm{HY}=10$ | $\mathrm{FG}=01$ | $\mathrm{FY}=11$ |  |
| SA3: | $\mathrm{HG}=0001$ | $\mathrm{HY}=0010$ | FG $=0100$ | FY $=1000$ | (one-hot) |
|  | CS 150 - Fall 2005 - Lec \#7: Sequential Implementation -29 |  |  |  |  |

## Traffic Light Controller Verilog

    input Clk, Reset, C, TI TS. output ST
    reg ST; reg state;
    reg next_state; reg next_ST;
    parameter \(S 0=0, S 1=1, S 2=2, S 3=3\)
    always @(C or \(T L\) or \(T S\) or state)
        case (state)
            S0: if (! (TL \&\& C)) begin
                next state \(=S 0 ;\) next \(S T=0\)
            else if (TL || C) begin
                    next_state \(=S 1\); next_ST \(=1\);
                    end
    endcase
    
ways @(posedge Clk)
if (Reset) begin state $<=\mathrm{SO}$; $\mathrm{ST}<=0$; end
else begin state <= next_state; ST <= next_ST; end endmodule

## Logic for Different State Assignments

- SA1

NS1 $=C \cdot T L^{\prime} \cdot P S 1 \cdot P S 0+T S \cdot P S 1 ' \cdot P S 0+T S \cdot P S 1 \cdot P S 0 '+C^{\prime} \cdot P S 1 \cdot P S 0+T L \cdot P S 1 \cdot P S 0$ NSO $=C \cdot T L \cdot P S 1 ' \cdot P S O{ }^{\prime}+C \cdot T L ' \cdot P S 1 \cdot P S 0+$ PS1' $\cdot$ PSO

ST $=C \cdot T L \cdot P S 1^{\prime} \cdot P S 0^{\prime}+T S \cdot P S 1^{\prime} \cdot P S 0+T S \cdot P S 1 \cdot P S 0 '+C^{\prime} \cdot P S 1 \cdot P S 0+T L \cdot P S 1 \cdot P S 0$


F1 = PS1
HO = PS1'•PSO
$\mathrm{FO}=\mathrm{PS} 1 \cdot \mathrm{PSO}{ }^{\prime}$

- SA2

NS1 $=C \cdot T L \cdot P S 1 '+T S^{\prime} \cdot P S 1+C^{\prime} \cdot P S 1 ' \cdot P S 0$
NSO $=$ TS•PS1•PSO' + PS1'•PSO + TS'•PS1•PS0
ST $=C \cdot T L \cdot P S 1^{\prime}+C^{\prime} \cdot P S 1^{\prime} \cdot P S 0+T S \cdot P S 1$
H1 = PSO HO = PS1•PSO
F1 = PSO' FO $=$ PS1 $\cdot$ PSO

- SA3

NS3 $=C^{\prime} \cdot P S 2+$ TL $\cdot P S 2+$ TS' $\cdot$ PS3
NS2 $=$ TS $\cdot$ PS1 $+C \cdot T L \cdot P S 2$
NS1 $=C \cdot T L \cdot P S 0+T S^{\prime} \cdot P S 1 \quad N S 0=C^{\prime} \cdot P S 0+T L^{\prime} \cdot P S 0+T S \cdot P S 3$
ST $=C \cdot T L \cdot P S 0+T S \cdot P S 1+C^{\prime} \cdot P S 2+T L \cdot P S 2+T S \cdot P S 3$
$\mathrm{H} 1=\mathrm{PS} 3+\mathrm{PS} 2 \quad \mathrm{HO}=\mathrm{PS} 1$
$\begin{array}{ll}\text { F1 }=\text { PS1 + PSO } & F O=P S 3\end{array}$

## Vending Machine Example Revisted (PLD mapping)



## Vending Machine (cont'd)

- OPEN = Q1Q0 creates a combinational delay after Q1 and Q0 change
- This can be corrected by retiming, i.e., move flip-flops and logic through each other to improve delay
- OPEN = $\operatorname{reset}^{\prime}(Q 1+D+Q 0 N)\left(Q 0^{\prime} N+Q 0 N{ }^{\prime}+Q 1 N+Q 1 D\right)$ = $\operatorname{reset}$ '(Q1Q0N' + Q1N + Q1D + Q0'ND + Q0N'D)
- Implementation now looks like a synchronous Mealy machine

I Common for programmable devices to have FF at end of logic


CS 150 - Fall 2005 - Lec \#7: Sequential Impiementation - Js

## Vending Machine (Retimed PLD Mapping)

OPEN = reset'(Q1Q0N' + Q1N + Q1D + Q0'ND + Q0N'D)


## Sequential Logic Implementation Summary

- Models for representing sequential circuits

I Abstraction of sequential elements
I Finite state machines and their state diagrams
I Inputs/outputs
I Mealy, Moore, and synchronous Mealy machines

- Finite state machine design procedure

I Verilog specification
I Deriving state diagram
I Deriving state transition table
I Determining next state and output functions
I Implementing combinational logic

